


# Chapter 1

## Computer Abstractions and Technology


### Lesson 3: Understanding Performance

# Manufacturing ICs



- ◆ **Yield:** proportion of working dies per wafer

# AMD Opteron X2 Wafer



- ◆ X2: 300mm wafer, 117 chips, 90nm technology
- ◆ X4: 45nm technology

# Integrated Circuit Cost

$$\text{Cost per die} = \frac{\text{Cost per wafer}}{\text{Dies per wafer} \times \text{Yield}}$$

$$\text{Dies per wafer} \approx \text{Wafer area} / \text{Die area}$$

$$\text{Yield} = \frac{1}{(1 + (\text{Defects per area} \times \text{Die area}/2))^2}$$

- ◆ Nonlinear relation to area and defect rate
  - Wafer cost and area are fixed
  - Defect rate determined by manufacturing process
  - Die area determined by architecture and circuit design

# Pitfall: Amdahl's Law

- ◆ Improving an aspect of a computer and expecting a proportional improvement in overall performance

$$T_{\text{improved}} = \frac{T_{\text{affected}}}{\text{improvement factor}} + T_{\text{unaffected}}$$

Example: "Suppose a program runs in 100 seconds on a machine, with multiply responsible for 80 seconds of this time.

1. How much do we have to improve the speed of multiplication if we want the program to run 4 times faster?"

# Amdahl's Law

To be 4 times faster the program should run in 100/4 seconds (i.e. 25 seconds)

$25\text{sec} = 20\text{sec} + (80\text{sec} / n)$  i.e.  $n = 80/5 = 16$  sec

i.e. the multiplication should run in 16 sec.

How about making it 5 times faster?

$20\text{sec} = 20\text{sec} + (80\text{sec} / n)$  impossible!!!!

*Principle: Make the common case fast*

# Remember

- ◆ Performance is specific to a particular program/s
  - Total execution time is a consistent summary of performance
- ◆ For a given architecture performance increases come from:
  - increases in clock rate (without adverse CPI affects)
  - improvements in processor organization that lower CPI
  - compiler enhancements that lower CPI and/or instruction count
  - Algorithm/Language choices that affect instruction count
- ◆ Pitfall: expecting improvement in one aspect of a machine's performance to affect the total performance

# Pitfall: MIPS as a Performance Metric

- ◆ MIPS: Millions of Instructions Per Second
  - Doesn't account for
    - Differences in ISAs between computers
    - Differences in complexity between instructions

$$\begin{aligned} \text{MIPS} &= \frac{\text{Instruction count}}{\text{Execution time} \times 10^6} \\ &= \frac{\text{Instruction count}}{\frac{\text{Instruction count} \times \text{CPI}}{\text{Clock rate}} \times 10^6} = \frac{\text{Clock rate}}{\text{CPI} \times 10^6} \end{aligned}$$

- CPI varies between programs on a given CPU

# Chapter 2

Instructions:

Language of the Computer

## Instruction Set

- ◆ The repertoire of instructions of a computer
- ◆ Different computers have different instruction sets
  - But with many aspects in common
- ◆ Early computers had very simple instruction sets
  - Simplified implementation
- ◆ Many modern computers also have simple instruction sets

# The MIPS Instruction Set

- ◆ Used as the example throughout the book
- ◆ Stanford MIPS commercialized by MIPS Technologies ([www.mips.com](http://www.mips.com))
- ◆ Large share of embedded core market
  - Applications in consumer electronics, network/storage equipment, cameras, printers, ...
- ◆ Typical of many modern ISAs
  - See MIPS Reference Data tear-out card, and Appendixes B and E

# MIPS (RISC) Design Principles

- ◆ **Simplicity favors regularity**
  - ❑ fixed size instructions – 32-bits
  - ❑ small number of instruction formats
  - ❑ opcode always the first 6 bits
- ◆ **Good design demands good compromises**
  - ❑ three instruction formats
- ◆ **Smaller is faster**
  - ❑ limited instruction set
  - ❑ limited number of registers in register file
  - ❑ limited number of addressing modes
- ◆ **Make the common case fast**
  - ❑ arithmetic operands from the register file (load-store machine)
  - ❑ allow instructions to contain immediate operands

# Arithmetic Operations

- ◆ Add and subtract, three operands
  - Two sources and one destination

add a, b, c # a gets b + c

- ◆ All arithmetic operations have this form
- ◆ *Design Principle 1: Simplicity favours regularity*
  - Regularity makes implementation simpler
  - Simplicity enables higher performance at lower cost

# Arithmetic Example

- ◆ C code:

```
f = (g + h) - (i + j);
```

- ◆ Compiled MIPS code:

```
add t0, g, h    # temp t0 = g + h  
add t1, i, j    # temp t1 = i + j  
sub f, t0, t1   # f = t0 - t1
```

## Register Operands

- ◆ Arithmetic instructions use register operands
- ◆ MIPS has a  $32 \times 32$ -bit register file
  - Use for frequently accessed data
  - Numbered 0 to 31
  - 32-bit data called a “word”
- ◆ Assembler names
  - \$t0, \$t1, ..., \$t9 for temporary values
  - \$s0, \$s1, ..., \$s7 for saved variables
- ◆ *Design Principle 2: Smaller is faster*
  - c.f. main memory: millions of locations

## Aside: MIPS Register Convention

Name	Register Number	Usage	Preserve on call?
\$zero	0	constant 0 ( <b>hardware</b> )	n.a.
\$at	1	<b>reserved</b> for assembler	n.a.
\$v0 - \$v1	2-3	returned values	no
\$a0 - \$a3	4-7	arguments	<b>yes</b>
\$t0 - \$t7	8-15	temporaries	no
\$s0 - \$s7	16-23	saved values	<b>yes</b>
\$t8 - \$t9	24-25	temporaries	no
\$gp	28	global pointer	<b>yes</b>
\$sp	29	stack pointer	<b>yes</b>
\$fp	30	frame pointer	<b>yes</b>
\$ra	31	return addr ( <b>hardware</b> )	<b>yes</b>

# MIPS Arithmetic Instructions

- ◆ MIPS assembly language arithmetic statement

```
add $t0, $s1, $s2
```

```
sub $t0, $s1, $s2
```

- ◆ Each arithmetic instruction performs only **one** operation
- ◆ Each arithmetic instruction fits in 32 bits and specifies exactly **three** operands

destination ← source1 **op** source2


- ◆ Operand order is fixed (destination first)
- ◆ Those operands are **all** contained in the datapath's **register file** (\$t0, \$s1, \$s2) – indicated by \$

# MIPS R3000 Instruction Set Architecture (ISA)

## ◆ Instruction Categories

- ❑ Computational
- ❑ Load/Store
- ❑ Jump and Branch
- ❑ Floating Point
  - coprocessor
- ❑ Memory Management
- ❑ Special

Registers



## 3 Instruction Formats: **all 32 bits wide**

OP	rs	rt	rd	sa	funct	R format
OP	rs	rt	immediate			I format
OP	jump target					J format

# Register Operand Example

- ◆ C code:

$$f = (g + h) - (i + j);$$

- $f, \dots, j$  in  $\$s0, \dots, \$s4$

- ◆ Compiled MIPS code:

```
add $t0, $s1, $s2
```

```
add $t1, $s3, $s4
```

```
sub $s0, $t0, $t1
```

# Memory Operands

- ◆ Main memory used for composite data
  - Arrays, structures, dynamic data
- ◆ To apply arithmetic operations
  - Load values from memory into registers
  - Store result from register to memory
- ◆ Memory is byte addressed
  - Each address identifies an 8-bit byte
- ◆ Words are aligned in memory
  - Address must be a multiple of 4
- ◆ MIPS is Big Endian
  - Most-significant byte at least address of a word
  - *c.f.* Little Endian: least-significant byte at least address

# Memory Operand Example 1

- ◆ C code:


```
g = h + A[8];
```

- g in \$s1, h in \$s2, base address of A in \$s3

- ◆ Compiled MIPS code:

- Index 8 requires offset of 32
  - 4 bytes per word

```
lw    $t0, 32($s3)    # load word
add   $s1, $s2, $t0
```



## Memory Operand Example 2

- ◆ C code:

```
A[12] = h + A[8];
```

- h in \$s2, base address of A in \$s3

- ◆ Compiled MIPS code:

- Index 8 requires offset of 32

```
lw    $t0, 32($s3)    # load word
add   $t0, $s2, $t0
sw    $t0, 48($s3)    # store word
```

# Registers vs. Memory

- ◆ Registers are faster to access than memory
- ◆ Operating on memory data requires loads and stores
  - More instructions to be executed
- ◆ Compiler must use registers for variables as much as possible
  - Only spill to memory for less frequently used variables
  - Register optimization is important!

# Immediate Operands

- ◆ Constant data specified in an instruction

```
addi $s3, $s3, 4
```

- ◆ No subtract immediate instruction

- Just use a negative constant

```
addi $s2, $s1, -1
```

- ◆ *Design Principle 3: Make the common case fast*


- Small constants are common
- Immediate operand avoids a load instruction

# The Constant Zero

- ◆ MIPS register 0 (\$zero) is the constant 0
  - Cannot be overwritten
- ◆ Useful for common operations
  - E.g., move between registers  
add \$t2, \$s1, \$zero

# Review: Unsigned Binary Representation

Hex	Binary	Decimal
0x00000000	0...0000	0
0x00000001	0...0001	1
0x00000002	0...0010	2
0x00000003	0...0011	3
0x00000004	0...0100	4
0x00000005	0...0101	5
0x00000006	0...0110	6
0x00000007	0...0111	7
0x00000008	0...1000	8
0x00000009	0...1001	9
	...	
0xFFFFFFFFC	1...1100	$2^{32} - 4$
0xFFFFFFFDD	1...1101	$2^{32} - 3$
0xFFFFFFFEE	1...1110	$2^{32} - 2$
0xFFFFFFFFF	1...1111	$2^{32} - 1$



# Aside: Beyond Numbers

- ◆ American Std Code for Info Interchange (ASCII): 8-bit bytes representing characters

ASCII	Char	ASCII	Char	ASCII	Char	ASCII	Char	ASCII	Char	ASCII	Char
0	Null	32	space	48	0	64	@	96	`	112	p
1		33	!	49	1	65	A	97	a	113	q
2		34	"	50	2	66	B	98	b	114	r
3		35	#	51	3	67	C	99	c	115	s
4	EOT	36	\$	52	4	68	D	100	d	116	t
5		37	%	53	5	69	E	101	e	117	u
6	ACK	38	&	54	6	70	F	102	f	118	v
7		39	'	55	7	71	G	103	g	119	w
8	bksp	40	(	56	8	72	H	104	h	120	x
9	tab	41	)	57	9	73	I	105	i	121	y
10	LF	42	*	58	:	74	J	106	j	122	z
11		43	+	59	;	75	K	107	k	123	{
12	FF	44	,	60	<	76	L	108	l	124	
15		47	/	63	?	79	O	111	o	127	DEL

# Unsigned Binary Integers

- ◆ Given an n-bit number

$$x = x_{n-1}2^{n-1} + x_{n-2}2^{n-2} + \dots + x_12^1 + x_02^0$$

- Range: 0 to  $+2^n - 1$
- Example
  - 0000 0000 0000 0000 0000 0000 0000 1011<sub>2</sub>  
= 0 + ... +  $1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^0$   
= 0 + ... + 8 + 0 + 2 + 1 = 11<sub>10</sub>
- Using 32 bits
  - 0 to +4,294,967,295

# 2s-Complement Signed Integers

- ◆ Given an n-bit number

$$x = -x_{n-1}2^{n-1} + x_{n-2}2^{n-2} + \dots + x_12^1 + x_02^0$$

- Range:  $-2^{n-1}$  to  $+2^{n-1} - 1$

- Example

- $1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1100_2$   
 $= -1 \times 2^{31} + 1 \times 2^{30} + \dots + 1 \times 2^2 + 0 \times 2^1 + 0 \times 2^0$   
 $= -2,147,483,648 + 2,147,483,644 = -4_{10}$

- Using 32 bits

- $-2,147,483,648$  to  $+2,147,483,647$

# 2s-Complement Signed Integers

- ◆ Bit 31 is sign bit
  - 1 for negative numbers
  - 0 for non-negative numbers
- ◆  $-(-2^n - 1)$  can't be represented
- ◆ Non-negative numbers have the same unsigned and 2s-complement representation
- ◆ Some specific numbers
  - 0: 0000 0000 ... 0000
  - -1: 1111 1111 ... 1111
  - Most-negative: 1000 0000 ... 0000
  - Most-positive: 0111 1111 ... 1111

# Signed Negation

- ◆ Complement and add 1
  - Complement means  $1 \rightarrow 0, 0 \rightarrow 1$

$$x + \bar{x} = 1111\dots111_2 = -1$$

$$\bar{x} + 1 = -x$$

- Example: negate +2
  - $+2 = 0000\ 0000 \dots 0010_2$
  - $-2 = 1111\ 1111 \dots 1101_2 + 1$   
 $= 1111\ 1111 \dots 1110_2$


# Sign Extension

- ◆ Representing a number using more bits
  - Preserve the numeric value
- ◆ In MIPS instruction set
  - `addi` : extend immediate value
  - `l b`, `l h`: extend loaded byte/halfword
  - `beq`, `bne`: extend the displacement
- ◆ Replicate the sign bit to the left
  - c.f. unsigned values: extend with 0s
- ◆ Examples: 8-bit to 16-bit
  - +2: 0000 0010 => 0000 0000 0000 0010
  - -2: 1111 1110 => 1111 1111 1111 1110

# Representing Instructions

- ◆ Instructions are encoded in binary
  - Called machine code
- ◆ MIPS instructions
  - Encoded as 32-bit instruction words
  - Small number of formats encoding operation code (opcode), register numbers, ...
  - Regularity!
- ◆ Register numbers
  - \$t0 – \$t7 are reg's 8 – 15
  - \$t8 – \$t9 are reg's 24 – 25
  - \$s0 – \$s7 are reg's 16 – 23

# MIPS R-format Instructions



## ◆ Instruction fields

- ❑ op: operation code (opcode)
- ❑ rs: first source register number
- ❑ rt: second source register number
- ❑ rd: destination register number
- ❑ shamt: shift amount (00000 for now)
- ❑ funct: function code (extends opcode)

# R-format Example

op	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

**add \$t0, \$s1, \$s2**

special	\$s1	\$s2	\$t0	0	add
0	17	18	8	0	32
000000	10001	10010	01000	00000	100000

$00000010001100100100000000100000_2 = 02324020_{16}$

# Conclusion

- ❑ MIPS as millions of Instructions per second
- ❑ Amdahl's Law
- ❑ MIPS-32 and 64 instruction Set
  - Reading assignment – PH, Chapter 2
  
- ◆ Next time...we continue Ch 2